linux-kernel - Re: [PATCH 7/13] score - New architecure port to SunplusCT S+CORE processor

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:	Fri, 27 Mar 2009 13:09:03 -0400
From:	Kyle McMartin <kyle@...artin.ca>
To:	arnd@...db.de
Cc:	liqin.chen@...plusct.com, linux-arch@...r.kernel.org,
	linux-kernel@...r.kernel.org, torvalds@...ux-foundation.org,
	monstr@...str.eu, john.williams@...alogix.com
Subject: Re: [PATCH 7/13] score - New architecure port to SunplusCT S+CORE
	processor

On Fri, Mar 27, 2009 at 05:05:29PM +0100, arnd@...db.de wrote:
> > +config MACH_SPCT6600
> > +       bool "SPCT6600 series based machines"
> > +       select SYS_SUPPORTS_32BIT_KERNEL
> > +       select SYS_SUPPORTS_LITTLE_ENDIAN
> > +       select CPU_SCORE7
> > +       select GENERIC_HAS_IOMAP
> > +

Huh, is it intended to add big endian support? <asm/byteorder.h>
was just including <asm-generic/little_endian.h> and should probably
be conditional on your SYS_SUPPROTS_BIG_ENDIAN if so...

I've dug a bit at your code for this, and can't see where you obviously
set a byte order bit in a control register... is it hard wired on the
board?

regards, Kyle
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/