[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <49F9D9C4.8040105@zytor.com>
Date: Thu, 30 Apr 2009 10:03:00 -0700
From: "H. Peter Anvin" <hpa@...or.com>
To: Ingo Molnar <mingo@...e.hu>
CC: Tobias Doerffel <tobias.doerffel@...il.com>,
Thomas Gleixner <tglx@...utronix.de>,
Arjan van de Ven <arjan@...radead.org>,
Suresh Siddha <suresh.b.siddha@...el.com>,
"Pallipadi, Venkatesh" <venkatesh.pallipadi@...el.com>,
LKML <linux-kernel@...r.kernel.org>
Subject: Re: Specific support for Intel Atom architecture
Ingo Molnar wrote:
>
> Makes sense. One question would be X86_L1_CACHE_SHIFT - you set it
> to 2^6 == 64 - that's correct i think, most Atoms come with 64 byte
> L2 cache AFAIK.
>
> I've Cc:-ed Intel folks - is this assumption about 64 bytes correct?
>
Seems to be. At least that's what CPUID reports.
-hpa
--
H. Peter Anvin, Intel Open Source Technology Center
I work for Intel. I don't speak on their behalf.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists