[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20090526142300.73d466d0@lxorguk.ukuu.org.uk>
Date: Tue, 26 May 2009 14:23:00 +0100
From: Alan Cox <alan@...rguk.ukuu.org.uk>
To: Tejun Heo <tj@...nel.org>
Cc: linux-pci@...r.kernel.org, Greg KH <greg@...ah.com>,
Linux Kernel <linux-kernel@...r.kernel.org>, towerlexa@....de
Subject: Re: Who's responsible for configuring CLS on a cardbus device?
On Tue, 26 May 2009 22:05:08 +0900
Tejun Heo <tj@...nel.org> wrote:
> Hello,
>
> This is regarding bko#13257.
>
> http://bugzilla.kernel.org/show_bug.cgi?id=13257
>
> towerlexa@....de was experiencing very slow transfer rate when using a
> cardbus sata_sil SATA controller which is known to be sensitive to
> cache line size setting. The reset default is zero and no one
> configured it causing poor performance.
>
> This is solvable by simply setting CLS to the correct value but who's
> job is it? For non-hotplug devices, this is configured by the BIOS
> (at least on PC), so for hotplug devices I think falls on the lap of
> the PCI code but I'm not sure. If this is something which the
> sata_sil driver should be responsible for, is there an established way
> to determine the proper CLS value?
Currently its handled by pci_set_mwi() but there isn't actually a more
direct way to do this.
Alan
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists