linux-kernel - Re: [PATCH] ARM: copy_page.S: take into account the size of the cache line

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20090710235123.GE30322@shareable.org>
Date:	Sat, 11 Jul 2009 00:51:23 +0100
From:	Jamie Lokier <jamie@...reable.org>
To:	"Kirill A. Shutemov" <kirill@...temov.name>
Cc:	ARM Linux Mailing List <linux-arm-kernel@...ts.arm.linux.org.uk>,
	linux-kernel@...r.kernel.org,
	Siarhei Siamashka <siarhei.siamashka@...ia.com>
Subject: Re: [PATCH] ARM: copy_page.S: take into account the size of the cache line

Kirill A. Shutemov wrote:
> From: Kirill A. Shutemov <kirill@...temov.name>
> 
> Optimized version of copy_page() was written with assumption that cache
> line size is 32 bytes. On Cortex-A8 cache line size is 64 bytes.
> 
> This patch tries to generalize copy_page() to work with any cache line
> size if cache line size is multiple of 16 and page size is multiple of
> two cache line size.
> 
> Unfortunately, kernel doesn't provide a macros with correct cache size.
> L1_CACHE_SHIFT is 5 on any ARM. So we have to define macros for this
> propose by ourself.

Why don't you fix L1_CACHE_SHIFT for Cortex-A8?

-- Jamie
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/