linux-kernel - Re: [RFC][PATCH 5/5] perfcounter: Add support for kernel hardware breakpoints

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20090724174723.GA11985@nowhere>
Date:	Fri, 24 Jul 2009 19:47:25 +0200
From:	Frederic Weisbecker <fweisbec@...il.com>
To:	Peter Zijlstra <a.p.zijlstra@...llo.nl>
Cc:	Ingo Molnar <mingo@...e.hu>, LKML <linux-kernel@...r.kernel.org>,
	Steven Rostedt <rostedt@...dmis.org>,
	Thomas Gleixner <tglx@...utronix.de>,
	Mike Galbraith <efault@....de>,
	Paul Mackerras <paulus@...ba.org>,
	Arnaldo Carvalho de Melo <acme@...hat.com>,
	Lai Jiangshan <laijs@...fujitsu.com>,
	Anton Blanchard <anton@...ba.org>,
	Li Zefan <lizf@...fujitsu.com>,
	Zhaolei <zhaolei@...fujitsu.com>,
	KOSAKI Motohiro <kosaki.motohiro@...fujitsu.com>,
	Mathieu Desnoyers <mathieu.desnoyers@...ymtl.ca>,
	"K . Prasad" <prasad@...ux.vnet.ibm.com>,
	Alan Stern <stern@...land.harvard.edu>
Subject: Re: [RFC][PATCH 5/5] perfcounter: Add support for kernel hardware
	breakpoints

On Fri, Jul 24, 2009 at 04:26:09PM +0200, Peter Zijlstra wrote:
> On Fri, 2009-07-24 at 16:02 +0200, Frédéric Weisbecker wrote:
> > 2009/7/23 Peter Zijlstra <a.p.zijlstra@...llo.nl>:
> > > On Mon, 2009-07-20 at 13:08 -0400, Frederic Weisbecker wrote:
> > >> This adds the support for kernel hardware breakpoints in perfcounter.
> > >> It is added as a new type of software counter and can be defined by
> > >> using the counter number 5 and by passsing the address of the
> > >> breakpoint to set through the config attribute.
> > >
> > > Is there a limit to these hardware breakpoints? If so, the software
> > > counter model is not sufficient, since we assume we can always schedule
> > > all software counters. However if you were to add more counters than you
> > > have hardware breakpoints you're hosed.
> > >
> > >
> > 
> > Hmm, indeed. But this patch handles this case:
> > 
> > +static const struct pmu *bp_perf_counter_init(struct perf_counter *counter)
> > +{
> > +       if (hw_breakpoint_perf_init((unsigned long)counter->attr.config))
> > +               return NULL;
> > +
> > 
> > IIRC, hw_breakpoint_perf_init() calls register_kernel_breakpoint() which in turn
> > returns -ENOSPC if we haven't any breakpoint room left.
> > 
> > It seems we can only set 4 breakpoints simultaneously in x86, or
> > something close to that.
> 
> Ah, that's not the correct way of doing that. Suppose that you would
> register 4 breakpoint counter to one task, that would leave you unable
> to register a breakpoint counter on another task. Even though these
> breakpoints would never be scheduled simultaneously.



Ah, but the breakpoint API deals with that.
We have two types of breakpoints: the kernel bp and the user bp.
The kernel breakpoints are global points that don't deal with task
scheduling, virtual registers, etc...

But the user breakpoints (eg: used with ptrace) are dealt with virtual
debug registers in a way similar to perfcounter: each time we switch the
current task on a cpu, the hardware register states are stored in the
thread, and we load the virtual values into the hardware for the next
thread.

However, this patchset only deals with kernel breakpoint for now (wide
tracing).

 
> Also, regular perf counters would multiplex counters when over-committed
> on a hardware resource, allowing you to create more such breakpoints
> than you have actual hardware slots.



In the task level I talked above?



> The way to do this is to create a breakpoint pmu which would simply fail
> the pmu->enable() method if there are insufficient hardware resources
> available.



Now I wonder if the code that manages hardware debug breakpoint task switching
and the code from perfcounter could be factorized in one common thing.


> Also, your init routine, the above hw_breakpoint_perf_init(), will have
> to verify that when the counter is part of a group, this and all other
> hw breakpoint counters in that group can, now, but also in the future,
> be scheduled simultaneously.


This is already dealt from the hardware breakpoint API.
We use only one breakpoint register for the user breakpoints, and the rest
for kernel breakpoints. Also if no user breakpoint is registered, every
registers can be used for kernek breakpoints.


> This means that there should be some arbitration towards other in-kernel
> hw breakpoint users, because if you allow all 4 hw breakpoints in a
> group and then let another hw breakpoint users have one, you can never
> schedule that group again.


That's also why I think it's better to keep this virtual register management
from inside the breakpoint API, so that it can deal with perfcounter, ptrace,
etc... at the same.

What do you think?


> 
> [ which raises a fun point, Paulus do we handle groups having multiple
>   'hardware' pmu's in? ]
> 
> Now, for the actual counter implementation you can probably re-use the
> swcounter code, but you also need a pmu implementation.
> 

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/