[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <25944.1250273356@turing-police.cc.vt.edu>
Date: Fri, 14 Aug 2009 14:09:16 -0400
From: Valdis.Kletnieks@...edu
To: Jaswinder Singh Rajput <jaswinder@...nel.org>
Cc: x86 maintainers <x86@...nel.org>,
LKML <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH V2] X86: Fix x86_cache_size value
On Fri, 14 Aug 2009 16:03:56 +0530, Jaswinder Singh Rajput said:
> Currently x86_cache_size is showing partial value: L1 or L2 or L3.
> It should add all caches like L1 + L2 + L3 + Trace.
*Why* should it? Adding the L1 cache probably makes little or no difference
when the L2/L3 caches are usually so much larger (on my laptop, there's a
whole whopping 32K of L1, but 4M of L2 and no L3). It *might* make sense
to report L2+L3. It would depend on who uses that number, and for what.
But adding the trace cache is just batshit crazy.
Content of type "application/pgp-signature" skipped
Powered by blists - more mailing lists