| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Tue, 08 Sep 2009 05:10:45 -0700 (PDT) From: David Miller <davem@...emloft.net> To: linux-kernel@...r.kernel.org CC: a.p.zijlstra@...llo.nl, mingo@...e.hu, jens.axboe@...cle.com Subject: [PATCH 0/2]: Get perf counters working on D-cache aliasing cpus. With Jen's Axboe's basic sparc counter patch in my tree I started playing with it on sparc64. Turns out it won't work on anything pre-Niagara. The issue is D-cache aliasing between the kernel side mapping and the user side mapping of the perf event ring buffer. The following two patches attempt to address this issue and are working properly on my test machine. -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists