lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <200909202148.36109.bzolnier@gmail.com>
Date:	Sun, 20 Sep 2009 21:48:36 +0200
From:	Bartlomiej Zolnierkiewicz <bzolnier@...il.com>
To:	Sergei Shtylyov <sshtylyov@...mvista.com>
Cc:	"Jung-Ik (John) Lee" <jilee@...gle.com>,
	Alan Cox <alan@...rguk.ukuu.org.uk>,
	Jeff Garzik <jgarzik@...ox.com>, linux-ide@...r.kernel.org,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH] libata:ide: Fix udma timings of pdc202xx_old controllers

On Friday 18 September 2009 13:52:50 Sergei Shtylyov wrote:
> Hello.
> 
> Jung-Ik (John) Lee wrote:
> 
> >>>From: John(Jung-Ik) Lee <jilee@...gle.com>
> 
> >>>Fix udma timings of pdc202xx_old controllers.
> >>>MB=1, MC=1 (0x20, 0x01) for all UDMA modes of pdc2026{57}.
> 
>     The patch should be broken in two as it's for 2 different subsystems.
> 
> >>On what documentation is this based ?
> 
> > I have two documents, 20265, and 20267, and both need to set to the
> > same single value for all UDMA modes.
> 
> > Doc 1:
> >   PDC20265 Bus Mastering Ultra DMA PCI –ATA/ATAPI Controller
> > Specification Rev 2.0
> >   #7.17.2, Ultra DMA Data Transfer Speed list
> >     For all Ultra DMA mode, MB, MC = 01h, 01h
> 
> > Doc 2:
> >   PDC20267 Bus Mastering Ultra DMA PCI –ATA/ATAPI Controller
> > Specification Rev 2.0
> >   #7.17.2, Ultra DMA Data Transfer Speed list
> >     For all Ultra DMA mode, MB, MC = 01h, 01h

I think that this patch is going in the right direction but it needs to also
take care of 66MHz internal clock setting:

* Please note that the same docs say that "For all Ultra DMA modes, 66MHz
  internal clock will be used instead of 33MHz internal clock." and that this
  is not true in case of Linux drivers.

* PDC20246 has no 66MHz internal clock AFAIK so those changes should not be
  applied for this controller.

> > Are there other pdc202xx old controllers that are different?
> 
>     There are PDC20262 and PDC20246. We should ask Bart -- he probably has 
> the documatation for them...

He doesn't, unfortunately..
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ