lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [day] [month] [year] [list]
Message-Id: <20091005.020210.175814860.davem@davemloft.net>
Date:	Mon, 05 Oct 2009 02:02:10 -0700 (PDT)
From:	David Miller <davem@...emloft.net>
To:	torvalds@...ux-foundation.org
CC:	akpm@...ux-foundation.org, sparclinux@...r.kernel.org,
	linux-kernel@...r.kernel.org
Subject: [GIT]: Sparc


1) Lots of perf improvements, all cache and hw events on supported
   chips are there.

   And with a little bit more work I'll be able to enable both
   counters at once instead of one at a time like it is now.

2) Use asm-generic/hardirq.h, from Christoph Hellwig with help
   from Andrew Morton.

3) Build fix after poll.h removal of sched.h from Stephen Rothwell.

Please pull, thanks a lot!

The following changes since commit 0d9df2515dbceb67d343c0f10fd3ff218380d524:
  Linus Torvalds (1):
        Merge git://git.kernel.org/.../sam/kbuild-fixes

are available in the git repository at:

  master.kernel.org:/pub/scm/linux/kernel/git/davem/sparc-2.6.git master

Christoph Hellwig (1):
      sparc32: convert to asm-generic/hardirq.h

David S. Miller (10):
      sparc: Support HW cache events.
      sparc: Support all ultra3 and ultra4 derivatives.
      sparc: Add Niagara2 HW cache event support.
      sparc: Niagara1 perf event support.
      sparc64: Add initial perf event conflict resolution and checks.
      sparc64: Increase vmalloc size to fix percpu regressions.
      sparc64: Add a basic conflict engine in preparation for multi-counter support.
      sparc64: Minor coding style fixups in perf code.
      sparc64: Fix comment typo in perf_event.c
      sparc64: Cache per-cpu %pcr register value in perf code.

Stephen Rothwell (1):
      sparc: using HZ needs an include of linux/param.h

 arch/sparc/include/asm/hardirq_32.h |   12 +-
 arch/sparc/include/asm/irq_32.h     |    4 +-
 arch/sparc/include/asm/pgtable_64.h |    4 +-
 arch/sparc/kernel/ktlb.S            |    8 +-
 arch/sparc/kernel/perf_event.c      |  577 ++++++++++++++++++++++++++++++++---
 arch/sparc/oprofile/init.c          |    1 +
 6 files changed, 547 insertions(+), 59 deletions(-)
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ