| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <807htelb5d.fsf@merkur.tec.linutronix.de> Date: Wed, 25 Nov 2009 19:19:58 +0100 From: John Ogness <john.ogness@...utronix.de> To: Sascha Hauer <kernel@...gutronix.de> Cc: linux-kernel@...r.kernel.org Subject: [PATCH] MXC: set GPIO IRQ handler The irq chip function gpio_set_irq_type() correctly sets the i.MX registers but does not set the irq handler. This means that all gpio-based irq's are handled with handle_edge_irq(). This patch corrects this by also setting the appropriate handler. This patch is against 2.6.32-rc8. Signed-off-by: John Ogness <john.ogness@...utronix.de> --- arch/arm/plat-mxc/gpio.c | 5 +++++ 1 file changed, 5 insertions(+) --- a/arch/arm/plat-mxc/gpio.c +++ b/arch/arm/plat-mxc/gpio.c @@ -126,6 +126,11 @@ static int gpio_set_irq_type(u32 irq, u3 __raw_writel(val | (edge << (bit << 1)), reg); _clear_gpio_irqstatus(port, gpio & 0x1f); + if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH)) + __set_irq_handler_unlocked(irq, handle_level_irq); + else if (type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)) + __set_irq_handler_unlocked(irq, handle_edge_irq); + return 0; } -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists