lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <200911271233.58269@zigzag.lvk.cs.msu.su>
Date:	Fri, 27 Nov 2009 12:33:58 +0300
From:	"Nikita V. Youshchenko" <yoush@...msu.su>
To:	linux-kernel@...r.kernel.org
Subject: Boot cpu != cpu 0 ?

Hi

How hard it could be to build a system on multi-core arm hardware, that has 
linux SMP running in cores other than 0th ?

Say, if bootloader starts kernel on hardware core 1, will kernel be able to 
work (and use cores 1,2,3 on 4-core hardware) after some tweaking? 
Or "boot cpu" concept is uncouplable from "hardware core 0" by 
architecture? 

I'm asking because there is a project with a strict requerement to have 
core 0 reserved and not touched by linux, and I need to understand how 
realistic it is.

Thanks for any hints.

Nikita
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ