| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Mon, 28 Dec 2009 14:03:33 +0100 From: Peter Zijlstra <peterz@...radead.org> To: Tim Blechmann <tim@...ngt.org> Cc: linux-kernel@...r.kernel.org Subject: Re: perf: counter and event question On Mon, 2009-12-28 at 13:39 +0100, Tim Blechmann wrote: > On 12/28/2009 12:26 PM, Peter Zijlstra wrote: > > On Mon, 2009-12-28 at 12:16 +0100, Tim Blechmann wrote: > >> like it is impossible to sample instructions with a period of 1? > > > > Pretty much, imagine the cpu getting a trap every cycle. > > is this a hardware restriction? a slowdown is acceptable for me, as long > as i am able to collect a huge number of samples accurately ... Large number of samples and sample interval are only related through the runtime of your application. Use a sensible period (~10k ins) and run a 'little' longer. -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists