| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <1264170127-17402-1-git-send-email-robert.richter@amd.com> Date: Fri, 22 Jan 2010 15:21:55 +0100 From: Robert Richter <robert.richter@....com> To: Peter Zijlstra <a.p.zijlstra@...llo.nl>, Stephane Eranian <eranian@...glemail.com> CC: Paul Mackerras <paulus@...ba.org>, Ingo Molnar <mingo@...e.hu>, LKML <linux-kernel@...r.kernel.org> Subject: [PATCH 01/12] perf/core: x86 and AMD pmu updates I know there is some ongoing work by Stephane in this code too, but I want to submit the patches anyway for review. If necessary I will rebase the patch set on top of Stephanes patches. Anyway, this patch set applies to tip/perf/core and can be pulled from here too: git://git.kernel.org/pub/scm/linux/kernel/git/rric/oprofile.git perf The patches contain changes, updates and code reworks I made during reviewing the code and implementing IBS for perf_events. Patches for IBS I will submit in a later series. These patches will include an implementation that extends the ABI to support model specific hardware pmu features. In this patch set I made some model specific pmu code generic and vice versa. The event constraint handler works now for AMD pmu too. Fixed counter code that is only need on Intel cpus is now model specific. Also the MSR masks were unified, where the hardware implementation is the same for all cpus. -Robert -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists