lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <4C25206D.6070305@tilera.com>
Date:	Fri, 25 Jun 2010 17:32:29 -0400
From:	Chris Metcalf <cmetcalf@...era.com>
To:	Thomas Gleixner <tglx@...utronix.de>,
	Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] arch/tile: Enable more sophisticated IRQ model for 32-bit
 chips.

On 6/25/2010 5:22 PM, Thomas Gleixner wrote:
> [...]
> can you please cc me on irq related changes ? Also I'd prefer a combo
> patch of the irq code which lets me see the full story w/o going to
> pull another git tree from somewhere.

Sure, I'll cc you going forward.

What kind of combo patch did you have in mind?  Do you just want copies
of the arch/tile files relevant to irqs?  I've attached irq.h and irq.c
to this email; the rest (e.g. smp.c) is pretty minimal and probably best
viewed in the diff context anyway.

I figured since the first round of tile-architecture changes has been
signed off on and is in linux-next, I should treat that as a baseline
when sending additional patches to LKML going forward.  Maybe I'm
confused :-)

Thanks in advance for your review and any patch-process clarification
you can offer.
-- 
Chris Metcalf, Tilera Corp.
http://www.tilera.com


View attachment "irq.h" of type "text/plain" (3221 bytes)

View attachment "irq.c" of type "text/x-csrc" (9095 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ