[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20100830135945.GA4749@loge.amd.com>
Date: Mon, 30 Aug 2010 15:59:45 +0200
From: Andreas Herrmann <herrmann.der.user@...glemail.com>
To: "H. Peter Anvin" <hpa@...or.com>
Cc: Ingo Molnar <mingo@...e.hu>, Thomas Gleixner <tglx@...utronix.de>,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] x86, k8-gart: Decouple handling of garts and
northbridges
On Fri, Aug 27, 2010 at 10:09:56AM -0700, H. Peter Anvin wrote:
> On 08/27/2010 12:59 AM, Andreas Herrmann wrote:
> > From: Andreas Herrmann <andreas.herrmann3@....com>
> >
> > So far we only provide num_k8_northbridges. This is required in
> > different areas (e.g. L3 cache index disable, GART). But not all AMD
> > CPUs provide a GART. Thus it is useful to split off the GART handling
> > from the generic caching of AMD northbridge misc devices.
> >
> > Signed-off-by: Andreas Herrmann <andreas.herrmann3@....com>
> > ---
> > arch/x86/include/asm/k8.h | 13 +++++---
> > arch/x86/kernel/cpu/intel_cacheinfo.c | 4 +-
> > arch/x86/kernel/k8.c | 52 +++++++++++++++++++--------------
> > arch/x86/kernel/pci-gart_64.c | 27 +++++++++++------
> > drivers/char/agp/amd64-agp.c | 33 ++++++++++++++------
> > drivers/edac/amd64_edac.c | 2 +-
> > 6 files changed, 82 insertions(+), 49 deletions(-)
> >
> >
> > Please apply.
> >
>
> From just looking at it: isn't this patch going to break compiling with
> CONFIG_K8_NB=n?
Good catch.
Compiled for me after deselecting CONFIG_CPU_SUP_AMD but deselecting
PCI breaks compilation of the L3 cache index disable code. But that
stuff requires PCI support.
Will send updated patch(es) to fix this.
Thanks,
Andreas
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists