lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 20 Sep 2010 10:41:39 +0200 From: Robert Richter <robert.richter@....com> To: Stephane Eranian <eranian@...gle.com> CC: Ingo Molnar <mingo@...e.hu>, Peter Zijlstra <peterz@...radead.org>, Don Zickus <dzickus@...hat.com>, "gorcunov@...il.com" <gorcunov@...il.com>, "fweisbec@...il.com" <fweisbec@...il.com>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, "ying.huang@...el.com" <ying.huang@...el.com>, "ming.m.lin@...el.com" <ming.m.lin@...el.com>, "yinghai@...nel.org" <yinghai@...nel.org>, "andi@...stfloor.org" <andi@...stfloor.org> Subject: Re: [PATCH] perf, x86: catch spurious interrupts after disabling counters On 17.09.10 09:06:09, Stephane Eranian wrote: > Robert. > > Does it mean that with this patch, we don't need Don's back-to-back NMI patch > anymore? No, both fix separate things. Don's patch is about this problem on Intel systems, where ack'ing the status late may cause empty nmis: http://lkml.org/lkml/2010/8/25/124 My patch fixes a problem that after disabling a counter, it could still cause a late NMI. It was observed on AMD systems, but may also be valid for Intel systems. -Robert -- Advanced Micro Devices, Inc. Operating System Research Center -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists