lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <C725B379-9631-46E4-A825-E43A5120681E@suse.de>
Date:	Mon, 27 Sep 2010 11:22:49 +0200
From:	Alexander Graf <agraf@...e.de>
To:	Avi Kivity <avi@...hat.com>
Cc:	x86@...nel.org, linux-kernel@...r.kernel.org, kvm@...r.kernel.org
Subject: Re: [PATCH] x86, nmi: workaround sti; hlt race vs nmi; intr


On 27.09.2010, at 11:17, Avi Kivity wrote:

> On 09/27/2010 11:15 AM, Alexander Graf wrote:
>> >
>> >  Wow, this is incredibly ugly :). Can't we just mask NMIs when the interrupt shadow is active?
> 
> I plan to do that, for all the code that's out there relying on on STI interrupt shadow masking NMIs.
> 
>> Yeah, that's me writing without thinking. So this means that the race can also happen on real hardware?
>> 
> 
> Yes.  At least on documented hardware.  Some (most? all?) hardware does mask NMIs after STI.

If all hardware masks NMIs after STI, wouldn't it be better to update the spec and declare KVM buggy for injecting NMIs there?


Alex

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ