[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <AANLkTikinkyEu-ozyiHOhr1D4ZLwv0jZwbk=4jq_YM9J@mail.gmail.com>
Date: Wed, 13 Oct 2010 11:01:06 -0700
From: Kevin Cernekee <cernekee@...il.com>
To: Ralf Baechle <ralf@...ux-mips.org>,
Nicolas Pitre <nico@...xnic.net>, Gary King <gking@...dia.com>
Cc: dediao@...co.com, ddaney@...iumnetworks.com, dvomlehn@...co.com,
sshtylyov@...sta.com, linux-mips@...ux-mips.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v3 2/2] MIPS: HIGHMEM DMA on noncoherent MIPS32 processors
On Wed, Oct 13, 2010 at 12:53 AM, Ralf Baechle <ralf@...ux-mips.org> wrote:
> It's this disabling of interrupts which I don't like. It's easy to get
> around it by having one kmap type for each of process, softirq and
> interrupt context.
I am curious as to why ARM opted for the "pte push/pop" strategy
(kmap_high_l1_vipt()) instead of something along these lines?
Is there a reason why using 3 kmap types to solve the "interrupted
flush problem" would work for MIPS, but is not a good solution on ARM?
> The good news is that Peter Zijlstra has rewritten kmap to make the need
> for manually allocated kmap types go away and his patches are queued to
> be merged for 2.6.37. So I'd like to put this patch on hold until after
> his patches are merged.
OK, I'll take a look at that. Thanks for the pointer.
> Does your system have both highmem and cache aliases?
This system has HIGHMEM + SMP, no cache aliases.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists