[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <AANLkTinbsQzDKvkZGkkc=pHuKvSyAXxdq8jC51jpjAd_@mail.gmail.com>
Date: Mon, 22 Nov 2010 21:01:59 +0800
From: Lin Ming <lin@...g.vg>
To: Stephane Eranian <eranian@...gle.com>
Cc: Andi Kleen <andi@...stfloor.org>, a.p.zijlstra@...llo.nl,
linux-kernel@...r.kernel.org, x86@...nel.org,
Andi Kleen <ak@...ux.intel.com>
Subject: Re: [PATCH 3/4] perf-events: Add support for supplementary event
registers v3
On Mon, Nov 22, 2010 at 8:47 PM, Stephane Eranian <eranian@...gle.com> wrote:
> On Mon, Nov 22, 2010 at 1:23 PM, Lin Ming <lin@...g.vg> wrote:
>> On Thu, Nov 18, 2010 at 6:47 PM, Andi Kleen <andi@...stfloor.org> wrote:
>>> From: Andi Kleen <ak@...ux.intel.com>
>>>
>>> Intel Nehalem/Westmere have a special OFFCORE_RESPONSE event
>>> that can be used to monitor any offcore accesses from a core.
>>> This is a very useful event for various tunings, and it's
>>> also needed to implement the generic LLC-* events correctly.
>>>
>>> Unfortunately this event requires programming a mask in a separate
>>> register. And worse this separate register is per core, not per
>>> CPU thread.
>>
>> This "separate register" is MSR_OFFCORE_RSP_0, right?
>> But from the SDM, MSR_OFFCORE_RSP_0 is "thread" scope,
>> see SDM 3b, Appendix B.4 MSRS IN THE INTEL® MICROARCHITECTURE CODENAME NEHALEM
>>
>> Or am I missing some obvious thing?
>>
> The manual is wrong on this.
Well, thanks for the info.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists