lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <4D0A2B6C.1000400@codeaurora.org>
Date:	Thu, 16 Dec 2010 10:08:28 -0500
From:	Stephen Caudle <scaudle@...eaurora.org>
To:	Russell King - ARM Linux <linux@....linux.org.uk>
CC:	dwalker@...eaurora.org, linux-arm-msm@...r.kernel.org,
	adharmap@...eaurora.org, linux-kernel@...r.kernel.org,
	miltonm@....com, linux-arm-kernel@...ts.infradead.org,
	Thomas Gleixner <tglx@...utronix.de>
Subject: Re: [PATCH v2] [ARM] gic: Unmask private interrupts on all cores
 during IRQ enable

On 12/16/2010 10:03 AM, Russell King - ARM Linux wrote:
> I've not changed my thoughts on this.  PPIs should not be handled by
> genirq - it just doesn't make sense for them to be.

Understood.  I will work on a patch to perf events to support the MSM
performance monitor PPI on SMP.

~Stephen

-- 
Sent by a consultant of the Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ