lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:	Mon, 10 Jan 2011 09:54:57 +1100
From:	Rob <roblinux@...il.com>
To:	linux-kernel@...r.kernel.org
Subject: TSC as clocksource

Want to use TSC as clocksource
have a Intel Core2 Duo with constant_tsc flag
TSC should be stable at C1 + C2, it is debatable whether C3 is stable

Using processor.max_cstate=2 to use only C1 + C2 changes nothing, still get
Monitor-Mwait will be used to enter C-3 state
there should be checks before this is forced

Please CC answers, comments to my email.

Download attachment "tsc" of type "application/octet-stream" (1930 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ