[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <BANLkTi=kh+3HTsr4xGQY88T-qwbeCx5JVw@mail.gmail.com>
Date: Thu, 7 Apr 2011 17:26:50 -0400
From: Andrew Lutomirski <luto@....edu>
To: Linus Torvalds <torvalds@...ux-foundation.org>
Cc: Andi Kleen <andi@...stfloor.org>, x86@...nel.org,
Thomas Gleixner <tglx@...utronix.de>,
Ingo Molnar <mingo@...e.hu>, linux-kernel@...r.kernel.org
Subject: Re: [RFT/PATCH v2 2/6] x86-64: Optimize vread_tsc's barriers
On Thu, Apr 7, 2011 at 2:30 PM, Linus Torvalds
<torvalds@...ux-foundation.org> wrote:
> On Thu, Apr 7, 2011 at 11:15 AM, Andi Kleen <andi@...stfloor.org> wrote:
>>
>> I would prefer to be safe than sorry.
>
> There's a difference between "safe" and "making up theoretical
> arguments for the sake of an argument".
>
> If Intel _documented_ the "barriers on each side", I think you'd have a point.
>
> As it is, we're not doing the "safe" thing, we're doing the "extra
> crap that costs us and nobody has ever shown is actually worth it".
Speaking as both a userspace programmer who wants to use clock_gettime
and as the sucker who has to test this thing, I'd like to agree on
what clock_gettime is *supposed* to do. I propose:
For the purposes of ordering, clock_gettime acts as though there is a
volatile variable that contains the time and is kept up-to-date by
some thread. clock_gettime reads that variable. This means that
clock_gettime is not a barrier but is ordered at least as strongly* as
a read to a volatile variable. If code that calls clock_gettime needs
stronger ordering, it should add additional barriers as appropriate.
* Modulo errata, BIOS bugs, implementation bugs, etc.
This means, for example, that if you do:
volatile int a = 0;
int b;
struct timespec c, d;
Thread 1:
a = 1;
clock_gettime(CLOCK_MONOTONIC, &c);
Thread 2:
clock_gettime(CLOCK_MONOTONIC, &d)
b = a;
you would expect in a fully serialized world that if b == 0 then d <=
c. (That is, if b == 0 then thread 2 finished before thread 1
started.) I think that this does not deserve to work, although it
will by accident on AMD systems. (But unless Intel's lfence is a lot
stronger than advertised, it will probably fail dramatically on Intel,
both in current and proposed code.)
If you agree with my proposal, I'll try to test it with and without
the magic extra barrier and I'll even write it up for Documentation
and maybe man-pages.
--Andy
>
> Linus
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists