[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <1304930711.3924.306.camel@minggr.sh.intel.com>
Date: Mon, 09 May 2011 16:45:11 +0800
From: Lin Ming <ming.m.lin@...el.com>
To: Ingo Molnar <mingo@...e.hu>
Cc: Peter Zijlstra <a.p.zijlstra@...llo.nl>,
linux-kernel <linux-kernel@...r.kernel.org>,
Mike Galbraith <efault@....de>,
Arnaldo Carvalho de Melo <acme@...hat.com>,
Frédéric Weisbecker <fweisbec@...il.com>,
Steven Rostedt <rostedt@...dmis.org>
Subject: Re: [PATCH] perf events, x86: Implement Sandybridge last-level
cache events
On Fri, 2011-05-06 at 21:47 +0800, Lin Ming wrote:
> On Fri, 2011-05-06 at 17:19 +0800, Ingo Molnar wrote:
> > Btw., there's another missing Intel SandyBridge related perf events feature as
> > well which was not implemented with the Intel offcore bits.
> >
> > Peter did a raw first cut - entirely untested, see it below. Would you be
> > interested in testing it on Intel SandyBridge hw and sending (the working
> > version) to lkml with your Signed-off-by if the events looks good to you in
> > some real tests (i.e. are counting real LL cache events)?
>
> OK, but I can't access SandyBridge machine at home now.
> Will try it next Monday.
The updated and tested patch at:
http://lkml.org/lkml/2011/5/9/80
Please help to review the definitions for SNB_L3_HIT/_MISS_/ACCESS.
I'm really unsure for that.
Thanks,
Lin Ming
>
> >
> > Thanks,
> >
> > Ingo
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists