[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1305037772.2914.88.camel@laptop>
Date: Tue, 10 May 2011 16:29:32 +0200
From: Peter Zijlstra <a.p.zijlstra@...llo.nl>
To: Lin Ming <ming.m.lin@...el.com>
Cc: Ingo Molnar <mingo@...e.hu>, Andi Kleen <ak@...ux.intel.com>,
linux-kernel <linux-kernel@...r.kernel.org>,
Mike Galbraith <efault@....de>,
Arnaldo Carvalho de Melo <acme@...hat.com>,
Frédéric Weisbecker <fweisbec@...il.com>,
Steven Rostedt <rostedt@...dmis.org>
Subject: Re: [PATCH] perf events, x86: Implement Sandybridge last-level
cache events
On Tue, 2011-05-10 at 22:17 +0800, Lin Ming wrote:
>
> I'm also not sure if the bits combination do count exactly
> L3_HIT/_MISS.
>
<snip manual bits>
> May need some micro-benchmarks to verify it.
either that or ask for clarification internally.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists