[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <1305976102.3317.2.camel@odin>
Date: Sat, 21 May 2011 12:08:22 +0100
From: Liam Girdwood <lrg@...mlogic.co.uk>
To: Michael Williamson <michael.williamson@...ticallink.com>
Cc: alsa-devel@...a-project.org, linux-kernel@...r.kernel.org,
broonie@...nsource.wolfsonmicro.com, tiwai@...e.de
Subject: Re: [PATCH v1 RESEND] audio: tlv320aic26: fix PLL register
configuration
On Fri, 2011-05-20 at 10:26 -0400, Michael Williamson wrote:
> The current PLL configuration code for the tlc320aic26 codec appears to assume a
> hardcoded system clock of 12 MHz. Use the clock value provided by the DAI_OPS
> API for the calculation.
>
> Tested using a MityDSP-L138 platform providing a 24.576 MHz clock.
>
> Signed-off-by: Michael Williamson <michael.williamson@...ticallink.com>
> Acked-by: Mark Brown <broonie@...nsource.wolfsonmicro.com>
> ---
> This got bounced by the alsa-devel list (I wasn't on list). I'm not sure
> whose tree this needs to go through, but given the lack of response
> I'm guessing alsa-devel. If I'm missing a list, any advice would be
> appreciated.
Applied.
Thanks
Liam
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists