[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1310491776.12417.31.camel@sbsiddha-MOBL3.sc.intel.com>
Date: Tue, 12 Jul 2011 10:29:36 -0700
From: Suresh Siddha <suresh.b.siddha@...el.com>
To: Naga Chumbalkar <nagananda.chumbalkar@...com>
Cc: "x86@...nel.org" <x86@...nel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"hpa@...or.com" <hpa@...or.com>, "mingo@...e.hu" <mingo@...e.hu>,
"tglx@...utronix.de" <tglx@...utronix.de>
Subject: Re: [PATCH] x86, x2apic: Preserve high 32-bits of IA32_APIC_BASE
MSR
On Mon, 2011-07-11 at 22:59 -0700, Naga Chumbalkar wrote:
> If there's no special reason to zero-out the "high" 32-bits of the IA32_APIC_BASE
> MSR, let's preserve it.
>
> The x2APIC Specification doesn't explicitly state any such requirement. (Sec 2.2
> in: http://www.intel.com/Assets/PDF/manual/318148.pdf).
>
> Signed-off-by: Naga Chumbalkar <nagananda.chumbalkar@...com>
> Cc: Suresh Siddha <suresh.b.siddha@...el.com>
>
> diff --git a/arch/x86/kernel/apic/apic.c b/arch/x86/kernel/apic/apic.c
> index b9338b8..f7b0c7a 100644
> --- a/arch/x86/kernel/apic/apic.c
> +++ b/arch/x86/kernel/apic/apic.c
> @@ -1429,7 +1429,7 @@ void enable_x2apic(void)
> rdmsr(MSR_IA32_APICBASE, msr, msr2);
> if (!(msr & X2APIC_ENABLE)) {
> printk_once(KERN_INFO "Enabling x2apic\n");
> - wrmsr(MSR_IA32_APICBASE, msr | X2APIC_ENABLE, 0);
> + wrmsr(MSR_IA32_APICBASE, msr | X2APIC_ENABLE, msr2);
> }
> }
> #endif /* CONFIG_X86_X2APIC */
yeah, I don't think it was intentional.
Reviewed-by: Suresh Siddha <suresh.b.siddha@...el.com>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists