[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1313754464.5010.348.camel@zakaz.uk.xensource.com>
Date: Fri, 19 Aug 2011 12:47:44 +0100
From: Ian Campbell <ijc@...lion.org.uk>
To: Catalin Marinas <catalin.marinas@....com>
Cc: "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
Russell King - ARM Linux <linux@....linux.org.uk>,
"tim@....org" <tim@....org>
Subject: Re: [PATCH v7 09/16] ARM: LPAE: MMU setup for the 3-level page
table format
On Fri, 2011-08-19 at 12:10 +0100, Catalin Marinas wrote:
>
> > > + */
> > > +ENTRY(cpu_v7_set_pte_ext)
> > > +#ifdef CONFIG_MMU
> > > + tst r2, #L_PTE_PRESENT
> > > + beq 1f
> > > + tst r3, #1 << (55 - 32) @ L_PTE_DIRTY
> > > + orreq r2, #L_PTE_RDONLY
> > > +1: strd r2, r3, [r0]
> >
> > AIUI this 64-bit store is not atomic. Is there something about the
> ARM
> > architecture which would prevent the MMU prefetching the half
> written
> > entry and caching it in the TLB?
>
> CPU implementations that include LPAE guarantee the atomicity of a
> double-word store (STRD) if the alignment is correct.
Ah, I was looking at the standard v7 docs and not the LPAE extensions, I
see it now.
Thanks,
Ian.
--
Ian Campbell
The disks are getting full; purge a file today.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists