[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <yun62ke9b8q.fsf@aiko.keithp.com>
Date: Tue, 27 Sep 2011 09:54:45 -0700
From: Keith Packard <keithp@...thp.com>
To: Chris Wilson <chris@...is-wilson.co.uk>,
Dave Airlie <airlied@...hat.com>
Cc: linux-kernel@...r.kernel.org, dri-devel@...ts.freedesktop.org,
intel-gfx@...ts.freedesktop.org
Subject: Re: PCH reference clock cleanups
On Tue, 27 Sep 2011 10:01:33 +0100, Chris Wilson <chris@...is-wilson.co.uk> wrote:
> Oddly in the diagram SSC4 is given as a 100MHz clock that can be used for
> any output other than DP_A. However, the configuration register marks that
> as being a test-only mode.
Ok, it's all irrelevant -- the only configurations using anything other
than a fixed 120MHz were eDP and LVDS. LVDS used a value from the BIOS, which is
presumably always 120MHz. eDP ignored the refclk and used fixed PLL
values.
So, yes, we can always set the refclk to 120MHz; the cases which matter
were using that value already.
--
keith.packard@...el.com
Content of type "application/pgp-signature" skipped
Powered by blists - more mailing lists