[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20111003141247.76038b31@jbarnes-desktop>
Date: Mon, 3 Oct 2011 14:12:47 -0700
From: Jesse Barnes <jbarnes@...tuousgeek.org>
To: Keith Packard <keithp@...thp.com>
Cc: Chris Wilson <chris@...is-wilson.co.uk>,
Dave Airlie <airlied@...hat.com>,
intel-gfx@...ts.freedesktop.org, linux-kernel@...r.kernel.org,
dri-devel@...ts.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH 9/9] drm/i915: Initialize PCH refclks at
modeset init time
On Tue, 27 Sep 2011 11:11:57 -0700
Keith Packard <keithp@...thp.com> wrote:
> On Tue, 27 Sep 2011 17:56:39 +0100, Chris Wilson <chris@...is-wilson.co.uk> wrote:
>
> > Ah, now I see why we moved from using the active configuration earlier. ;-)
>
> My evil plan is revealed!
>
> > Doesn't this prevent us from ever using SSC though, as virtually every
> > single PCH machine has HDMI encoders that haven't been masked out through
> > the chicken fuses or VBT?
>
> That wasn't my intent -- the SSC source gets modulated whenever the VBT
> table says it can, so when the panel uses the SSC source, it will get
> SSC. Did I mess something up here? Or is it just some interaction with
> the mode setting code that I didn't get right?
Assuming we're selecting the proper reference clock in the PLL
selection code anyway...
Doing it all up front seems nicer; did you get confirmation that the
"wavy VGA" bug was fixed with this series? Overall seems like a good
improvement over our old PCH refclk code...
--
Jesse Barnes, Intel Open Source Technology Center
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists