[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <4EB95ECB.8060905@codeaurora.org>
Date: Tue, 08 Nov 2011 08:54:35 -0800
From: Stephen Boyd <sboyd@...eaurora.org>
To: Catalin Marinas <catalin.marinas@....com>
CC: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
Will Deacon <will.deacon@....com>
Subject: Re: [PATCH v8 15/16] ARM: LPAE: add support for ATAG_MEM64
On 11/7/2011 8:16 AM, Catalin Marinas wrote:
> diff --git a/arch/arm/kernel/setup.c b/arch/arm/kernel/setup.c
> index 7e7977a..223af71 100644
> --- a/arch/arm/kernel/setup.c
> +++ b/arch/arm/kernel/setup.c
> @@ -638,6 +638,29 @@ static int __init parse_tag_mem32(const struct tag *tag)
>
> __tagtable(ATAG_MEM, parse_tag_mem32);
>
> +static int __init parse_tag_mem64(const struct tag *tag)
> +{
> + /* We only use 32-bits for the size. */
> + unsigned long size;
> + phys_addr_t start, end;
> +
> + start = tag->u.mem64.start;
> + size = tag->u.mem64.size;
> + end = start + size;
> +
> + /* Ensure that the memory region is in range. */
> + if (end & ~PHYS_MASK)
> + pr_warning("Ignoring out-of-range mem64 tag (%.8llx-%.8llx)\n",
Can you add 0x (or #) here so we can see the 0x hex part?
--
Sent by an employee of the Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists