[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1321060841.2006.35.camel@shinybook.infradead.org>
Date: Sat, 12 Nov 2011 01:20:41 +0000
From: David Woodhouse <dwmw2@...radead.org>
To: Chris Wright <chrisw@...s-sol.org>
Cc: Roland Dreier <roland@...estorage.com>,
Alex Williamson <alex.williamson@...hat.com>,
iommu@...ts.linux-foundation.org, linux-pci@...r.kernel.org,
linux-kernel@...r.kernel.org, ddutile@...hat.com
Subject: Re: [PATCH] intel-iommu: Default to non-coherent for domains
unattached to iommus
On Fri, 2011-11-11 at 17:08 -0800, Chris Wright wrote:
> All the stale PTE issues I've encountered in the past have turned into
> fixed sw bugs (perhaps it's since been fixed?). Also, I thought with
> Coherency On/Off it's only effecting the use of clflush, not IOTLB or
> Context Entry cache flushing (invalidations).
Yeah, it's supposed to be *just* clflush. Nevertheless, I can imagine it
being screwed up and there actually being a buffer in the chipset too.
We certainly made that mistake with the graphics engine in some cases...
> On a slightly separate, but performance related note...have you ever
> tried using the hw queue? Currently we only have a sw queue, but the
> submission path for invalidations doesn't really queue (unless I missed
> it). It seems to pull from the software queue and submit/wait,
> submit/wait...Seems simple enough to submit the whole queue and then
> issue the wait.
I have a feeling we trigger errata if we do that — although if we're
only doing it for an emulated IOMMU that shouldn't be an issue.
--
dwmw2
Download attachment "smime.p7s" of type "application/x-pkcs7-signature" (5818 bytes)
Powered by blists - more mailing lists