lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CABPqkBSKhcB+jAzfy7HJ_j1u5qz59eGoTzZzsgHhMwdYBkT2Fw@mail.gmail.com>
Date:	Tue, 6 Dec 2011 20:22:52 -0800
From:	Stephane Eranian <eranian@...gle.com>
To:	Peter Zijlstra <peterz@...radead.org>
Cc:	linux-kernel@...r.kernel.org, mingo@...e.hu, acme@...hat.com,
	ming.m.lin@...el.com, andi@...stfloor.org, robert.richter@....com,
	ravitillo@....gov, will.deacon@....com, paulus@...ba.org,
	benh@...nel.crashing.org, rth@...ddle.net, ralf@...ux-mips.org,
	davem@...emloft.net, lethal@...ux-sh.org
Subject: Re: [PATCH 05/12] perf_events: add LBR mappings for
 PERF_SAMPLE_BRANCH filters (v2)

On Mon, Dec 5, 2011 at 2:35 PM, Peter Zijlstra <peterz@...radead.org> wrote:
> On Fri, 2011-10-14 at 14:37 +0200, Stephane Eranian wrote:
>>  void intel_pmu_lbr_init_atom(void)
>>  {
>> +       /*
>> +        * only models starting at stepping 10 seems
>> +        * to have an operational LBR which can freeze
>> +        * on PMU interrupt
>> +        */
>> +       if (boot_cpu_data.x86_mask < 10) {
>> +               pr_cont("LBR disabled due to erratum");
>> +               return;
>> +       }
>
> Shouldn't that be a separate patch?

I'll make it into a separate patch.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ