| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <4EE219B4.8030707@gmail.com>
Date: Fri, 09 Dec 2011 08:22:44 -0600
From: Rob Herring <robherring2@...il.com>
To: Peter De Schrijver <pdeschrijver@...dia.com>
CC: Grant Likely <grant.likely@...retlab.ca>,
Randy Dunlap <rdunlap@...otime.net>,
Russell King <linux@....linux.org.uk>,
Colin Cross <ccross@...roid.com>,
Olof Johansson <olof@...om.net>,
Stephen Warren <swarren@...dia.com>,
Gary King <gking@...dia.com>,
devicetree-discuss@...ts.ozlabs.org, linux-doc@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-tegra@...r.kernel.org
Subject: Re: [PATCH v6 01/10] arm/tegra: initial device tree for tegra30
On 12/08/2011 06:43 AM, Peter De Schrijver wrote:
> This patch adds the initial device tree for tegra30
>
> Signed-off-by: Peter De Schrijver <pdeschrijver@...dia.com>
Acked-by: Rob Herring <rob.herring@...xeda.com>
> ---
> Documentation/devicetree/bindings/arm/tegra.txt | 14 +++
> arch/arm/boot/dts/tegra30.dtsi | 127 +++++++++++++++++++++++
> 2 files changed, 141 insertions(+), 0 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/arm/tegra.txt
> create mode 100644 arch/arm/boot/dts/tegra30.dtsi
>
> diff --git a/Documentation/devicetree/bindings/arm/tegra.txt b/Documentation/devicetree/bindings/arm/tegra.txt
> new file mode 100644
> index 0000000..6e69d2e
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/arm/tegra.txt
> @@ -0,0 +1,14 @@
> +NVIDIA Tegra device tree bindings
> +-------------------------------------------
> +
> +Boards with the tegra20 SoC shall have the following properties:
> +
> +Required root node property:
> +
> +compatible = "nvidia,tegra20";
> +
> +Boards with the tegra30 SoC shall have the following properties:
> +
> +Required root node property:
> +
> +compatible = "nvidia,tegra30";
> diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi
> new file mode 100644
> index 0000000..ee7db98
> --- /dev/null
> +++ b/arch/arm/boot/dts/tegra30.dtsi
> @@ -0,0 +1,127 @@
> +/include/ "skeleton.dtsi"
> +
> +/ {
> + compatible = "nvidia,tegra30";
> + interrupt-parent = <&intc>;
> +
> + intc: interrupt-controller@...41000 {
> + compatible = "arm,cortex-a9-gic";
> + interrupt-controller;
> + #interrupt-cells = <3>;
> + reg = < 0x50041000 0x1000 >,
> + < 0x50040100 0x0100 >;
> + };
> +
> + i2c@...0c000 {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
> + reg = <0x7000C000 0x100>;
> + interrupts = < 0 38 0x04 >;
> + };
> +
> + i2c@...0c400 {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
> + reg = <0x7000C400 0x100>;
> + interrupts = < 0 84 0x04 >;
> + };
> +
> + i2c@...0c500 {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
> + reg = <0x7000C500 0x100>;
> + interrupts = < 0 92 0x04 >;
> + };
> +
> + i2c@...0c700 {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
> + reg = <0x7000c700 0x100>;
> + interrupts = < 0 120 0x04 >;
> + };
> +
> + i2c@...0d000 {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
> + reg = <0x7000D000 0x100>;
> + interrupts = < 0 53 0x04 >;
> + };
> +
> + gpio: gpio@...0d000 {
> + compatible = "nvidia,tegra30-gpio", "nvidia,tegra20-gpio";
> + reg = < 0x6000d000 0x1000 >;
> + interrupts = < 0 32 0x04 0 33 0x04 0 34 0x04 0 35 0x04 0 55 0x04 0 87 0x04 0 89 0x04 >;
> + #gpio-cells = <2>;
> + gpio-controller;
> + };
> +
> + serial@...06000 {
> + compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
> + reg = <0x70006000 0x40>;
> + reg-shift = <2>;
> + interrupts = < 0 36 0x04 >;
> + };
> +
> + serial@...06040 {
> + compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
> + reg = <0x70006040 0x40>;
> + reg-shift = <2>;
> + interrupts = < 0 37 0x04 >;
> + };
> +
> + serial@...06200 {
> + compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
> + reg = <0x70006200 0x100>;
> + reg-shift = <2>;
> + interrupts = < 0 46 0x04 >;
> + };
> +
> + serial@...06300 {
> + compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
> + reg = <0x70006300 0x100>;
> + reg-shift = <2>;
> + interrupts = < 0 90 0x04 >;
> + };
> +
> + serial@...06400 {
> + compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
> + reg = <0x70006400 0x100>;
> + reg-shift = <2>;
> + interrupts = < 0 91 0x04 >;
> + };
> +
> + sdhci@...00000 {
> + compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
> + reg = <0x78000000 0x200>;
> + interrupts = < 0 14 0x04 >;
> + };
> +
> + sdhci@...00200 {
> + compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
> + reg = <0x78000200 0x200>;
> + interrupts = < 0 15 0x04 >;
> + };
> +
> + sdhci@...00400 {
> + compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
> + reg = <0x78000400 0x200>;
> + interrupts = < 0 19 0x04 >;
> + };
> +
> + sdhci@...00600 {
> + compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
> + reg = <0x78000600 0x200>;
> + interrupts = < 0 31 0x04 >;
> + };
> +
> + pinmux: pinmux@...00000 {
> + compatible = "nvidia,tegra30-pinmux";
> + reg = < 0x70000868 0xd0 /* Pad control registers */
> + 0x70003000 0x3e0 >; /* Mux registers */
> + };
> +};
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists