| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1323454129-7444-6-git-send-email-dirk.brandewie@gmail.com>
Date: Fri, 9 Dec 2011 10:08:47 -0800
From: dirk.brandewie@...il.com
To: linux-kernel@...r.kernel.org
Cc: cbouatmailru@...il.com, dg77.kim@...sung.com,
kyungmin.park@...sung.com, myungjoo.ham@...sung.com,
Jason.Wortham@...im-ic.com,
Dirk Brandewie <dirk.brandewie@...il.com>
Subject: [PATCH v2 4/6] max17042: Add support for signalling change in SOC
From: Dirk Brandewie <dirk.brandewie@...il.com>
If platform has the alert pin attached to an interrupt source have the
driver signal a change in the SOC every 1 percent.
Signed-off-by: Dirk Brandewie <dirk.brandewie@...il.com>
---
drivers/power/max17042_battery.c | 57 +++++++++++++++++++++++++++++++++++++-
1 files changed, 56 insertions(+), 1 deletions(-)
diff --git a/drivers/power/max17042_battery.c b/drivers/power/max17042_battery.c
index 87fef8a..001eca1 100644
--- a/drivers/power/max17042_battery.c
+++ b/drivers/power/max17042_battery.c
@@ -27,6 +27,7 @@
#include <linux/slab.h>
#include <linux/i2c.h>
#include <linux/delay.h>
+#include <linux/interrupt.h>
#include <linux/mod_devicetable.h>
#include <linux/power_supply.h>
#include <linux/power/max17042_battery.h>
@@ -43,6 +44,11 @@
#define STATUS_SMX_BIT (1 << 14)
#define STATUS_BR_BIT (1 << 15)
+/* Interrupt mask bits */
+#define CONFIG_ALRT_BIT_ENBL (1 << 2)
+#define STATUS_INTR_SOC_BIT (1 << 14)
+#define STATUS_INTR_LOW_SOC_BIT (1 << 10)
+
#define VFSOC0_LOCK 0x0000
#define VFSOC0_UNLOCK 0x0080
#define MODEL_UNLOCK1 0X0059
@@ -528,6 +534,40 @@ static int max17042_init_chip(struct max17042_chip *chip)
return 0;
}
+static void max17042_set_soc_threshold(struct max17042_chip *chip, u16 off)
+{
+ u16 soc, soc_tr;
+
+ /* program interrupt thesholds such that we should
+ * get interrupt for every 'off' perc change in the soc
+ */
+ soc = max17042_read_reg(chip->client, MAX17042_RepSOC) >> 8;
+ soc_tr = (soc + off) << 8;
+ soc_tr |= (soc - off);
+ max17042_write_reg(chip->client, MAX17042_SALRT_Th, soc_tr);
+}
+
+static irqreturn_t max17042_intr_handler(int id, void *dev)
+{
+ return IRQ_WAKE_THREAD;
+}
+
+static irqreturn_t max17042_thread_handler(int id, void *dev)
+{
+ struct max17042_chip *chip = dev;
+ u16 val;
+
+ val = max17042_read_reg(chip->client, MAX17042_STATUS);
+ if ((val & STATUS_INTR_SOC_BIT) ||
+ (val & STATUS_INTR_LOW_SOC_BIT)) {
+ printk(KERN_ERR "SOC threshold INTR\n");
+ dev_info(&chip->client->dev, "SOC threshold INTR\n");
+ max17042_set_soc_threshold(chip, 1);
+ }
+
+ power_supply_changed(&chip->battery);
+ return IRQ_HANDLED;
+}
static void max17042_init_worker(struct work_struct *work)
{
@@ -535,7 +575,7 @@ static void max17042_init_worker(struct work_struct *work)
struct max17042_chip, work);
struct i2c_client *client = chip->client;
int ret;
-
+ u16 reg;
/* Initialize registers according to values from the platform data */
if (chip->pdata->init_data)
@@ -557,6 +597,21 @@ static void max17042_init_worker(struct work_struct *work)
chip->pdata->r_sns = MAX17042_DEFAULT_SNS_RESISTOR;
}
+ if (client->irq) {
+ ret = request_threaded_irq(client->irq, max17042_intr_handler,
+ max17042_thread_handler,
+ 0, chip->battery.name, chip);
+ if (!ret) {
+ reg = max17042_read_reg(client, MAX17042_CONFIG);
+ reg |= CONFIG_ALRT_BIT_ENBL;
+ max17042_write_reg(client, MAX17042_CONFIG, reg);
+ max17042_set_soc_threshold(chip, 1);
+ } else
+ dev_err(&client->dev, "%s(): cannot get IRQ\n",
+ __func__);
+
+ }
+
chip->init_complete = 1;
}
--
1.7.7.3
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists