lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <4F37EBEC.8060209@compulab.co.il>
Date:	Sun, 12 Feb 2012 18:42:20 +0200
From:	Denis Turischev <denis@...pulab.co.il>
To:	Grant Likely <grant.likely@...retlab.ca>
CC:	Linus Walleij <linus.walleij@...ricsson.com>,
	linux-kernel@...r.kernel.org
Subject: [PATCH 1/2] gpio: enable SUS_GPIO[3:0] resume powered gpio, explicitly
 on Intel SCH.

Resume powered gpio pins SUS_GPIO[3:0] on Intel SCH may be
disabled by BIOS setting, need to enable them explicitly.

Signed-off-by: Denis Turischev <denis@...pulab.co.il>
---
 drivers/gpio/gpio-sch.c |    5 ++---
 1 files changed, 2 insertions(+), 3 deletions(-)

diff --git a/drivers/gpio/gpio-sch.c b/drivers/gpio/gpio-sch.c
index 8cadf4d..f287016 100644
--- a/drivers/gpio/gpio-sch.c
+++ b/drivers/gpio/gpio-sch.c
@@ -218,10 +218,9 @@ static int __devinit sch_gpio_probe(struct platform_device *pdev)
 			 */
 			outb(0x3, gpio_ba + CGEN + 1);
 			/*
-			 * SUS_GPIO[2:0] enabled by default
-			 * Enable SUS_GPIO3 resume powered gpio explicitly
+			 * Enable SUS_GPIO[3:0] resume powered gpio explicitly
 			 */
-			outb(0x8, gpio_ba + RGEN);
+			outb(0xF, gpio_ba + RGEN);
 			break;
 
 		case PCI_DEVICE_ID_INTEL_ITC_LPC:
-- 
1.7.5.4

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ