| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20120227143806.GP27687@sortiz-mobl> Date: Mon, 27 Feb 2012 15:38:06 +0100 From: Samuel Ortiz <sameo@...ux.intel.com> To: Nishanth Menon <nm@...com> Cc: linux-omap <linux-omap@...r.kernel.org>, lkml <linux-kernel@...r.kernel.org> Subject: Re: [PATCH] MFD: TWL 6030: clear IRQ status register only once Hi Nishan, On Wed, Feb 22, 2012 at 08:03:45PM -0600, Nishanth Menon wrote: > TWL6030 family of PMIC use a shadow interrupt status register > while kernel processes the current interrupt event. > However, any write(0 or 1) to register INT_STS_A, INT_STS_B or > INT_STS_C clears all 3 interrupt status registers. > > Since clear of the interrupt is done on 32k clk, depending on I2C > bus speed, we could in-adverently clear the status of a interrupt > status pending on shadow register in the current implementation. > This is due to the fact that multi-byte i2c write operation into > three seperate status register could result in multiple load > and clear of status and result in lost interrupts. > > Instead, doing a single byte write to INT_STS_A register with 0x0 > will clear all three interrupt status registers without the related > risk. Applied, thanks. Cheers, Samuel. -- Intel Open Source Technology Centre http://oss.intel.com/ -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists