[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20120310035741.F39203E06B6@localhost>
Date: Fri, 09 Mar 2012 20:57:41 -0700
From: Grant Likely <grant.likely@...retlab.ca>
To: Tomoya MORINAGA <tomoya.rohm@...il.com>,
spi-devel-general@...ts.sourceforge.net,
linux-kernel@...r.kernel.org
Cc: qi.wang@...el.com, yong.y.wang@...el.com, joel.clark@...el.com,
kok.howg.ewe@...el.com, Wolfram Sang <w.sang@...gutronix.de>,
Tomoya MORINAGA <tomoya.rohm@...il.com>
Subject: Re: [PATCH 3/4][RESEND] spi-topcliff-pch: supports a spi mode setup and bit order setup by IO control
On Fri, 9 Dec 2011 13:13:28 +0900, Tomoya MORINAGA <tomoya.rohm@...il.com> wrote:
> This patch supports a spi mode setup and bit order setup by IO control.
> spi mode: mode 0 to mode 3
> bit order: LSB first, MSB first
>
> Signed-off-by: Tomoya MORINAGA <tomoya.rohm@...il.com>
Applied, thanks.
g.
> ---
> drivers/spi/spi-topcliff-pch.c | 1 +
> 1 files changed, 1 insertions(+), 0 deletions(-)
>
> diff --git a/drivers/spi/spi-topcliff-pch.c b/drivers/spi/spi-topcliff-pch.c
> index 7339765..1864555 100644
> --- a/drivers/spi/spi-topcliff-pch.c
> +++ b/drivers/spi/spi-topcliff-pch.c
> @@ -1430,6 +1430,7 @@ static int __devinit pch_spi_pd_probe(struct platform_device *plat_dev)
> master->num_chipselect = PCH_MAX_CS;
> master->setup = pch_spi_setup;
> master->transfer = pch_spi_transfer;
> + master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_LSB_FIRST;
>
> data->board_dat = board_dat;
> data->plat_dev = plat_dev;
> --
> 1.7.4.4
>
--
Grant Likely, B.Sc, P.Eng.
Secret Lab Technologies,Ltd.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists