[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1341396293.2507.77.camel@laptop>
Date: Wed, 04 Jul 2012 12:04:53 +0200
From: Peter Zijlstra <a.p.zijlstra@...llo.nl>
To: "Yan, Zheng" <zheng.z.yan@...el.com>
Cc: eranian@...gle.com, mingo@...e.hu, andi@...stfloor.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 5/5] perf/x86: Add Intel Nehalem-EX uncore support
On Wed, 2012-07-04 at 14:00 +0800, Yan, Zheng wrote:
> +static void nhmex_uncore_msr_enable_event(struct intel_uncore_box *box,
> + struct perf_event *event)
> +{
> + struct hw_perf_event *hwc = &event->hw;
> +
> + if (box->pmu->type == &nhmex_uncore_bbox)
> + nhmex_bbox_msr_enable_event(box, event);
> + else if (box->pmu->type == &nhmex_uncore_sbox)
> + nhmex_sbox_msr_enable_event(box, event);
> + else if (box->pmu->type == &nhmex_uncore_mbox)
> + nhmex_mbox_msr_enable_event(box, event);
> + else if (box->pmu->type == &nhmex_uncore_rbox)
> + nhmex_rbox_msr_enable_event(box, event);
> + else if (hwc->idx >= UNCORE_PMC_IDX_FIXED)
> + wrmsrl(hwc->config_base, NHMEX_PMON_CTL_EN_BIT0);
> + else if (box->pmu->type->event_mask & NHMEX_PMON_CTL_EN_BIT0)
> + wrmsrl(hwc->config_base, hwc->config | NHMEX_PMON_CTL_EN_BIT22);
> + else
> + wrmsrl(hwc->config_base, hwc->config | NHMEX_PMON_CTL_EN_BIT0);
> +}
wouldn't it be easier to do something like:
box->pmu->type->enable_event(box, event);
The same for these other functions that are massive ->type switches.
Also, can you please add more comments, note all the face_cpuc stuff,
and there's some rather dense code in all the alternative stuff.
Also, how can a single extra register require 192 bits of config space?
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists