| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20120821115948.GA15170@quad>
Date: Tue, 21 Aug 2012 13:59:49 +0200
From: Stephane Eranian <eranian@...gle.com>
To: linux-kernel@...r.kernel.org
Cc: peterz@...radead.org, mingo@...e.hu, andi@...stfloor.org,
zheng.z.yan@...el.com
Subject: [PATCH v2] perf/x86: fix SNB-EP CBOX and PCU uncore PMU filter
management
The existing code had a bug whereby it would refuse to
measure two events in a group for either CBO or PCU PMUs,
if one of the events was using a filter. This was due to
the fact that the kernel assumed all CBO and PCU events
were using filters, and thus would detect false positive
conflicts between attr->config1 values.
This patch fixes the problem by introducing the extra_reg
event mapping tables for both CBO and PCU PMUs. Those
tables associate an event code+umask with extra (filter)
register. We used the same approach for the offcore_response
core PMU event.
With this patch applied, it is possible to measure, for
instance, CBO unc_c_tor_inserts:opcode:pcirdcur with
unc_c_clockticks in the same group.
The filter for both CBO and PCU are more complex than what the
current code support. Each filter is sub-divided into event
specific filters. For now, we consider the filter as one single
MSR value. We lose a bit of flexibility and force multiplexing
when this is not really necessary in HW. We could later create
the notion of virtual filters that would be aggregated at the
last step (wrmsrl). But I think this is good enough for now.
In v2, we simply renamed cbo -> cbox, CBO -> CBOX.
Signed-off-by: Stephane Eranian <eranian@...gle.com>
---
diff --git a/arch/x86/kernel/cpu/perf_event_intel_uncore.c b/arch/x86/kernel/cpu/perf_event_intel_uncore.c
index 0a55710..cd2c930 100644
--- a/arch/x86/kernel/cpu/perf_event_intel_uncore.c
+++ b/arch/x86/kernel/cpu/perf_event_intel_uncore.c
@@ -224,29 +224,86 @@ static void snbep_uncore_msr_init_box(struct intel_uncore_box *box)
wrmsrl(msr, SNBEP_PMON_BOX_CTL_INT);
}
-static int snbep_uncore_hw_config(struct intel_uncore_box *box, struct perf_event *event)
+static int uncore_pmu_extra_regs(struct intel_uncore_box *box,
+ struct perf_event *event)
+{
+ struct hw_perf_event_extra *reg;
+ struct extra_reg *er = box->pmu->type->extra_regs;
+
+ if (!er)
+ return 0;
+
+ reg = &event->hw.extra_reg;
+
+ for (; er->msr; er++) {
+ if (er->event != (event->attr.config & er->config_mask))
+ continue;
+
+ if (event->attr.config1 & ~er->valid_mask)
+ return -EINVAL;
+
+ reg->idx = er->idx;
+ reg->config = event->attr.config1;
+ reg->reg = er->msr;
+ break;
+ }
+ return 0;
+}
+
+
+static int snbep_cbox_extra_regs(struct intel_uncore_box *box,
+ struct perf_event *event)
{
+#define SNBEP_CBOX_TIDEN_MASK (1ULL<< 19)
+#define SNBEP_CBOX_FILT_CIDTID_MASK 0xfULL
+
struct hw_perf_event *hwc = &event->hw;
- struct hw_perf_event_extra *reg1 = &hwc->extra_reg;
+ struct hw_perf_event_extra *reg = &hwc->extra_reg;
+ u64 config1 = event->attr.config1;
- if (box->pmu->type == &snbep_uncore_cbox) {
- reg1->reg = SNBEP_C0_MSR_PMON_BOX_FILTER +
- SNBEP_CBO_MSR_OFFSET * box->pmu->pmu_idx;
- reg1->config = event->attr.config1 &
- SNBEP_CB0_MSR_PMON_BOX_FILTER_MASK;
- } else {
- if (box->pmu->type == &snbep_uncore_pcu) {
- reg1->reg = SNBEP_PCU_MSR_PMON_BOX_FILTER;
- reg1->config = event->attr.config1 & SNBEP_PCU_MSR_PMON_BOX_FILTER_MASK;
- } else {
- return 0;
- }
+ /*
+ * if extra_reg not set via the snbep_uncore_cbox_extra_regs[]
+ * then we need to check whether or not the tid_en bit is set
+ * in the config. If so, then we do need to enable the cbox filter
+ */
+ if (reg->idx == EXTRA_REG_NONE
+ && (event->attr.config & SNBEP_CBOX_TIDEN_MASK)) {
+ /*
+ * validate that only the core-id/thread-id
+ * bits are set, otherwise we must go through
+ * the snbep_uncore_cbox_extra_regs[] table
+ */
+ if (config1 & ~SNBEP_CBOX_FILT_CIDTID_MASK)
+ return -EINVAL;
+
+ reg->idx = 0;
+ reg->config = config1 & SNBEP_CBOX_FILT_CIDTID_MASK;
+ reg->reg = SNBEP_C0_MSR_PMON_BOX_FILTER;
}
- reg1->idx = 0;
+ /*
+ * adjust the cbox index
+ */
+ if (reg->idx != EXTRA_REG_NONE)
+ reg->reg += SNBEP_CBO_MSR_OFFSET * box->pmu->pmu_idx;
return 0;
}
+static int snbep_uncore_hw_config(struct intel_uncore_box *box, struct perf_event *event)
+{
+ struct intel_uncore_type *type = box->pmu->type;
+ int ret;
+
+ ret = uncore_pmu_extra_regs(box, event);
+ if (ret)
+ return ret;
+
+ if (type == &snbep_uncore_cbox)
+ ret = snbep_cbox_extra_regs(box, event);
+
+ return ret;
+}
+
static struct attribute *snbep_uncore_formats_attr[] = {
&format_attr_event.attr,
&format_attr_umask.attr,
@@ -444,6 +501,41 @@ static struct intel_uncore_type snbep_uncore_ubox = {
.format_group = &snbep_uncore_ubox_format_group,
};
+#define CBOX_EVENT_EXTRA_REG(a) \
+ UNC_EXTRA_REG(a, \
+ SNBEP_C0_MSR_PMON_BOX_FILTER, \
+ ARCH_PERFMON_EVENTSEL_EVENT, \
+ SNBEP_CB0_MSR_PMON_BOX_FILTER_MASK, \
+ 0)
+
+#define CBOX_EVTUM_EXTRA_REG(a) \
+ UNC_EXTRA_REG(a, \
+ SNBEP_C0_MSR_PMON_BOX_FILTER, \
+ INTEL_ARCH_EVENT_MASK, \
+ SNBEP_CB0_MSR_PMON_BOX_FILTER_MASK, \
+ 0)
+
+static struct extra_reg snbep_uncore_cbox_extra_regs[] __read_mostly =
+{
+ CBOX_EVENT_EXTRA_REG(0x0034), /* LLC_LOOKUP */
+ CBOX_EVTUM_EXTRA_REG(0x0135), /* TOR_INSERTS.OPCODE */
+ CBOX_EVTUM_EXTRA_REG(0x0335), /* TOR_INSERTS.MISS_OPCODE */
+ CBOX_EVTUM_EXTRA_REG(0x4135), /* TOR_INSERTS.NID_OPCODE */
+ CBOX_EVTUM_EXTRA_REG(0x4335), /* TOR_INSERTS.NID_MISS_OPCODE */
+ CBOX_EVTUM_EXTRA_REG(0x4435), /* TOR_INSERTS.NID_EVICTION */
+ CBOX_EVTUM_EXTRA_REG(0x4835), /* TOR_INSERTS.NID_ALL */
+ CBOX_EVTUM_EXTRA_REG(0x4a35), /* TOR_INSERTS.NID_MISS_ALL */
+ CBOX_EVTUM_EXTRA_REG(0x5035), /* TOR_INSERTS.NID_WB */
+ CBOX_EVTUM_EXTRA_REG(0x0136), /* TOR_OCCUPANCY.OPCODE */
+ CBOX_EVTUM_EXTRA_REG(0x0336), /* TOR_OCCUPANCY.MISS_OPCODE */
+ CBOX_EVTUM_EXTRA_REG(0x4136), /* TOR_OCCUPANCY.NID_OPCODE */
+ CBOX_EVTUM_EXTRA_REG(0x4336), /* TOR_OCCUPANCY.NID_MISS_OPCODE */
+ CBOX_EVTUM_EXTRA_REG(0x4436), /* TOR_OCCUPANCY.NID_EVICTION */
+ CBOX_EVTUM_EXTRA_REG(0x4836), /* TOR_OCCUPANCY.NID_ALL */
+ CBOX_EVTUM_EXTRA_REG(0x4a36), /* TOR_OCCUPANCY.NID_MISS_ALL */
+ EVENT_EXTRA_END
+};
+
static struct intel_uncore_type snbep_uncore_cbox = {
.name = "cbox",
.num_counters = 4,
@@ -458,6 +550,23 @@ static struct intel_uncore_type snbep_uncore_cbox = {
.constraints = snbep_uncore_cbox_constraints,
.ops = &snbep_uncore_msr_ops,
.format_group = &snbep_uncore_cbox_format_group,
+ .extra_regs = snbep_uncore_cbox_extra_regs,
+};
+
+#define PCU_EVENT_EXTRA_REG(a) \
+ UNC_EXTRA_REG(a, \
+ SNBEP_PCU_MSR_PMON_BOX_FILTER, \
+ ARCH_PERFMON_EVENTSEL_EVENT, \
+ 0xffffffff, \
+ 0)
+
+static struct extra_reg snbep_uncore_pcu_extra_regs[] __read_mostly =
+{
+ PCU_EVENT_EXTRA_REG(0xb), /* FREQ_BAND0_CYCLES */
+ PCU_EVENT_EXTRA_REG(0xc), /* FREQ_BAND1_CYCLES */
+ PCU_EVENT_EXTRA_REG(0xd), /* FREQ_BAND2_CYCLES */
+ PCU_EVENT_EXTRA_REG(0xe), /* FREQ_BAND3_CYCLES */
+ EVENT_EXTRA_END
};
static struct intel_uncore_type snbep_uncore_pcu = {
@@ -472,6 +581,7 @@ static struct intel_uncore_type snbep_uncore_pcu = {
.num_shared_regs = 1,
.ops = &snbep_uncore_msr_ops,
.format_group = &snbep_uncore_pcu_format_group,
+ .extra_regs = snbep_uncore_pcu_extra_regs,
};
static struct intel_uncore_type *snbep_msr_uncores[] = {
diff --git a/arch/x86/kernel/cpu/perf_event_intel_uncore.h b/arch/x86/kernel/cpu/perf_event_intel_uncore.h
index 5b81c18..37d8732 100644
--- a/arch/x86/kernel/cpu/perf_event_intel_uncore.h
+++ b/arch/x86/kernel/cpu/perf_event_intel_uncore.h
@@ -369,6 +369,7 @@ struct intel_uncore_type {
struct intel_uncore_pmu *pmus;
struct intel_uncore_ops *ops;
struct uncore_event_desc *event_descs;
+ struct extra_reg *extra_regs;
const struct attribute_group *attr_groups[3];
};
@@ -428,6 +429,14 @@ struct uncore_event_desc {
const char *config;
};
+#define UNC_EXTRA_REG(e, ms, m, vm, i) {\
+ .event = (e), \
+ .msr = (ms), \
+ .config_mask = (m), \
+ .valid_mask = (vm), \
+ .idx = i\
+ }
+
#define INTEL_UNCORE_EVENT_DESC(_name, _config) \
{ \
.attr = __ATTR(_name, 0444, uncore_event_show, NULL), \
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists