[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20120928144221.GP16230@one.firstfloor.org>
Date: Fri, 28 Sep 2012 16:42:21 +0200
From: Andi Kleen <andi@...stfloor.org>
To: Peter Zijlstra <a.p.zijlstra@...llo.nl>
Cc: Andi Kleen <andi@...stfloor.org>, linux-kernel@...r.kernel.org,
x86@...nel.org, eranian@...gle.com, acme@...hat.com,
Andi Kleen <ak@...ux.intel.com>
Subject: Re: [PATCH 01/31] perf, x86: Add PEBSv2 record support
On Fri, Sep 28, 2012 at 10:43:04AM +0200, Peter Zijlstra wrote:
> On Thu, 2012-09-27 at 21:31 -0700, Andi Kleen wrote:
> > + if (event->attr.precise_ip > 1 && x86_pmu.intel_cap.pebs_format < 2) {
>
> Shouldn't that be: && x86_pmu.intel_cap.pebs_trap, like most other sites
> instead? Or didn't they flip the trap capability on Haswell?
In theory you're right, but trap wouldn't work for TSX aborts. Even if PEBS
was a trap (it isn't) the trap would abort. Looking at the stack frame I
would get the wrong IP after the abort, not the abort event itself.
So to do the trap check would need to explicitely check for TSX abort
events too, which would be possible but fairly ugly.
If the flag ever changes could revisit this but I don't see it right
now. Also when available there's no good reason not to use EventingRip.
-andi
--
ak@...ux.intel.com -- Speaking for myself only.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists