[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-id: <1888016.dshEnlClG6@amdc1227>
Date: Mon, 08 Oct 2012 09:31:16 +0200
From: Tomasz Figa <t.figa@...sung.com>
To: Thomas Abraham <thomas.abraham@...aro.org>
Cc: chander.kashyap@...aro.org, linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org, kgene.kim@...sung.com,
mturquette@...aro.org, mturquette@...com,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 2/2] ARM: Exynos4: Register clocks via common clock
framework
On Monday 08 of October 2012 12:04:18 Thomas Abraham wrote:
> Hi Tomasz,
>
> On 3 October 2012 19:40, Tomasz Figa <t.figa@...sung.com> wrote:
> > Hi Chander, Thomas,
> >
> > I can see one more problem here.
> >
> > Based on the fact that sdhci-s3c driver receives only the endpoint gate
> > clock (hsmmc), doesn't the following setup make the driver unable to
> > change the frequency of this clock?
>
> The driver never changes the clock frequency of the core system clocks
> nor of the endpoint. There are internal dividers inside the sdhci
> controller which are divide to acheive required clock speed.
What is the use of sdhci_cmu_set_clock (which calls clk_set_rate) in sdhci-
s3c, then?
I think you are missing CLK_SET_RATE_PARENT flags in clocks of which rate
can be changed by the driver.
Best regards,
--
Tomasz Figa
Samsung Poland R&D Center
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists