| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20121210000825.GH14363@n2100.arm.linux.org.uk> Date: Mon, 10 Dec 2012 00:08:25 +0000 From: Russell King - ARM Linux <linux@....linux.org.uk> To: Boojin Kim <boojin.kim@...sung.com> Cc: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, 'Will Deacon' <will.deacon@....com>, 'Catalin Marinas' <Catalin.Marinas@....com>, 'Kukjin Kim' <kgene.kim@...sung.com> Subject: Re: [PATCH 1/3] ARM: MM: Add the workaround of Errata 774769 On Mon, Dec 10, 2012 at 08:58:35AM +0900, Boojin Kim wrote: > > -3: mov r10, #0 > + /* Cortex-A15 Errata */ > +3: ldr r10, =0x00000c0f @ Cortex-A15 primary part number > + teq r0, r10 > + bne 4f > +#ifdef CONFIG_ARM_ERRATA_774769 There's not much point testing for the part number of the work-around isn't enabled. > + teq r6, #0x4 @ present in r0p4 > + mrceq p15, 0, r10, c1, c0, 1 @ read aux control register tsteq r10, #1 << 15 to avoid writing to the aux control register if the errata has already been applied. > + orreq r10, r10, #1 << 25 @ set bit #25 > + mcreq p15, 0, r10, c1, c0, 1 @ write aux control register > +#endif > + > +4: mov r10, #0 > mcr p15, 0, r10, c7, c5, 0 @ I+BTB cache invalidate > dsb > #ifdef CONFIG_MMU > -- > 1.7.5.4 > > > -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists