[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <510F57B1.1050906@nvidia.com>
Date: Mon, 4 Feb 2013 12:09:45 +0530
From: Prashant Gaikwad <pgaikwad@...dia.com>
To: Peter De Schrijver <pdeschrijver@...dia.com>
CC: Grant Likely <grant.likely@...retlab.ca>,
Rob Herring <rob.herring@...xeda.com>,
Rob Landley <rob@...dley.net>,
Stephen Warren <swarren@...dotorg.org>,
Russell King <linux@....linux.org.uk>,
Simon Glass <sjg@...omium.org>,
Mike Turquette <mturquette@...aro.org>,
Joseph Lo <josephl@...dia.com>,
"devicetree-discuss@...ts.ozlabs.org"
<devicetree-discuss@...ts.ozlabs.org>,
"linux-doc@...r.kernel.org" <linux-doc@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-tegra@...r.kernel.org" <linux-tegra@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH v5 06/10] clk: tegra: Workaround for Tegra114 MSENC problem
On Friday 01 February 2013 03:48 PM, Peter De Schrijver wrote:
> Workaround a hardware bug in MSENC during clock enable.
>
> Signed-off-by: Peter De Schrijver <pdeschrijver@...dia.com>
> ---
> drivers/clk/tegra/clk-periph-gate.c | 9 +++++++++
> drivers/clk/tegra/clk.h | 1 +
> 2 files changed, 10 insertions(+), 0 deletions(-)
>
> diff --git a/drivers/clk/tegra/clk-periph-gate.c b/drivers/clk/tegra/clk-periph-gate.c
> index 6dd5332..c9083fb 100644
> --- a/drivers/clk/tegra/clk-periph-gate.c
> +++ b/drivers/clk/tegra/clk-periph-gate.c
> @@ -43,6 +43,8 @@ static DEFINE_SPINLOCK(periph_ref_lock);
>
> #define periph_clk_to_bit(periph) (1 << (gate->clk_num % 32))
>
> +#define LVL2_CLK_GATE_OVRE 0x554
> +
> /* Peripheral gate clock ops */
> static int clk_periph_is_enabled(struct clk_hw *hw)
> {
> @@ -83,6 +85,13 @@ static int clk_periph_enable(struct clk_hw *hw)
> }
> }
>
> + if (gate->flags & TEGRA_PERIPH_WAR_1005168) {
> + writel_relaxed(0, gate->clk_base + LVL2_CLK_GATE_OVRE);
> + writel_relaxed(BIT(22), gate->clk_base + LVL2_CLK_GATE_OVRE);
> + udelay(1);
> + writel_relaxed(0, gate->clk_base + LVL2_CLK_GATE_OVRE);
> + }
> +
> spin_unlock_irqrestore(&periph_ref_lock, flags);
>
> return 0;
> diff --git a/drivers/clk/tegra/clk.h b/drivers/clk/tegra/clk.h
> index 79f5e2a..8756d9f 100644
> --- a/drivers/clk/tegra/clk.h
> +++ b/drivers/clk/tegra/clk.h
> @@ -371,6 +371,7 @@ struct tegra_clk_periph_gate {
> #define TEGRA_PERIPH_NO_RESET BIT(0)
> #define TEGRA_PERIPH_MANUAL_RESET BIT(1)
> #define TEGRA_PERIPH_ON_APB BIT(2)
> +#define TEGRA_PERIPH_WAR_1005168 BIT(3)
>
Comment for this flag, otherwise
Reviewed-by: Prashant Gaikwad <pgaikwad@...dia.com>
> void tegra_periph_reset(struct tegra_clk_periph_gate *gate, bool assert);
> extern const struct clk_ops tegra_clk_periph_gate_ops;
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists