| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <1361191939-21260-4-git-send-email-Varun.Sethi@freescale.com> Date: Mon, 18 Feb 2013 18:22:16 +0530 From: Varun Sethi <Varun.Sethi@...escale.com> To: <iommu@...ts.linux-foundation.org>, <linuxppc-dev@...ts.ozlabs.org>, <linux-kernel@...r.kernel.org>, <scottwood@...escale.com>, <joro@...tes.org>, <stuart.yoder@...escale.com> CC: Varun Sethi <Varun.Sethi@...escale.com> Subject: [PATCH 3/6] powerpc/fsl_pci: Added defines for the FSL PCI controller BRR1 register. Macros for checking FSL PCI controller version. Signed-off-by: Varun Sethi <Varun.Sethi@...escale.com> --- arch/powerpc/include/asm/pci-bridge.h | 4 ++++ 1 files changed, 4 insertions(+), 0 deletions(-) diff --git a/arch/powerpc/include/asm/pci-bridge.h b/arch/powerpc/include/asm/pci-bridge.h index 025a130..c12ed78 100644 --- a/arch/powerpc/include/asm/pci-bridge.h +++ b/arch/powerpc/include/asm/pci-bridge.h @@ -14,6 +14,10 @@ struct device_node; +/* FSL PCI controller BRR1 register */ +#define PCI_FSL_BRR1 0xbf8 +#define PCI_FSL_BRR1_VER 0xffff + /* * Structure of a PCI controller (host bridge) */ -- 1.7.4.1 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists