| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <1362751245-32432-1-git-send-email-ldewangan@nvidia.com> Date: Fri, 8 Mar 2013 19:30:45 +0530 From: Laxman Dewangan <ldewangan@...dia.com> To: <swarren@...dotorg.org> CC: <linux-arm-kernel@...ts.infradead.org>, <linux-tegra@...r.kernel.org>, <linux-kernel@...r.kernel.org>, Laxman Dewangan <ldewangan@...dia.com> Subject: [PATCH] ARM: DT: tegra20/tegra30: Correct clock id for UARTB UARTB clock bit in CAR register is 7. Correcting this in DTS file. Signed-off-by: Laxman Dewangan <ldewangan@...dia.com> --- arch/arm/boot/dts/tegra20.dtsi | 2 +- arch/arm/boot/dts/tegra30.dtsi | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/tegra20.dtsi b/arch/arm/boot/dts/tegra20.dtsi index bbbe2de..b89fea2 100644 --- a/arch/arm/boot/dts/tegra20.dtsi +++ b/arch/arm/boot/dts/tegra20.dtsi @@ -260,7 +260,7 @@ reg-shift = <2>; interrupts = <0 37 0x04>; nvidia,dma-request-selector = <&apbdma 9>; - clocks = <&tegra_car 96>; + clocks = <&tegra_car 7>; status = "disabled"; }; diff --git a/arch/arm/boot/dts/tegra30.dtsi b/arch/arm/boot/dts/tegra30.dtsi index eddd0f9..0c9532b 100644 --- a/arch/arm/boot/dts/tegra30.dtsi +++ b/arch/arm/boot/dts/tegra30.dtsi @@ -247,7 +247,7 @@ reg-shift = <2>; interrupts = <0 37 0x04>; nvidia,dma-request-selector = <&apbdma 9>; - clocks = <&tegra_car 160>; + clocks = <&tegra_car 7>; status = "disabled"; }; -- 1.7.1.1 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists