lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAAO_Xo7CTzow1TN+4bmmHH9KB4NSLRv5ZsOmwEC2KGTxDc-1Ug@mail.gmail.com>
Date:	Mon, 25 Mar 2013 17:00:03 +0800
From:	Lenky Gao <lenky.gao@...il.com>
To:	Lin Feng <linfeng@...fujitsu.com>
Cc:	linux-kernel@...r.kernel.org, yinghai@...nel.org, mingo@...e.hu,
	gorcunov@...il.com, rusty@...tcorp.com.au, sivanich@....com,
	agordeev@...hat.com
Subject: Re: Question: How to distribute the interrupts over multiple cores?

I have found a comment in function physflat_cpu_mask_to_apicid to explain why.

static unsigned int physflat_cpu_mask_to_apicid(const struct cpumask *cpumask)
{
	int cpu;

	/*
	 * We're using fixed IRQ delivery, can only return one phys APIC ID.
	 * May as well be the first.
	 */
...

This is mean i can not distribute the interrupts over multiple cores
when the machine have more than 8 cores?


-- 
Regards,

Lenky
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ