| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Tue, 26 Mar 2013 12:57:07 +0100 (CET) From: Peter Meerwald <pmeerw@...erw.net> To: Tim Niemeyer <tim.niemeyer@...science.de>, Thomas Weber <thomas.weber@...science.de> cc: linux-kernel@...r.kernel.org, linux-omap@...r.kernel.org Subject: regarding arm: update ARM_ERRATA_430973 Kconfig Hello, regarding your patch against arch/arm/Kconfig: @@ -1215,7 +1215,7 @@ config ARM_ERRATA_430973 depends on CPU_V7 help This option enables the workaround for the 430973 Cortex-A8 - (r1p0..r1p2) erratum. If a code sequence containing an ARM/Thumb + (r1p*) erratum. If a code sequence containing an ARM/Thumb interworking branch is replaced with another code sequence at the same virtual address, whether due to self-modifying code or virtual to physical address re-mapping, Cortex-A8 does not recover from the I am seeing strange segfault/illegal instructions fixed by enabling ARM_ERRATA_430973 on a TI OMAP3 DM3730, r3p2 IMHO (see below) ARM_ERRATA_430973 is relevant for which processors? have you checked the errata list? I had no luck obtaining it yet cat /proc/cpuinfo Processor : ARMv7 Processor rev 2 (v7l) BogoMIPS : 313.29 Features : swp half thumb fastmult vfp edsp thumbee neon vfpv3 tls CPU implementer : 0x41 CPU architecture: 7 CPU variant : 0x3 CPU part : 0xc08 CPU revision : 2 thanks, p. -- Peter Meerwald +43-664-2444418 (mobile) -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists