[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20130514144057.GH28781@gmail.com>
Date: Tue, 14 May 2013 15:40:57 +0100
From: Lee Jones <lee.jones@...aro.org>
To: Ulf Hansson <ulf.hansson@...ricsson.com>
Cc: Samuel Ortiz <sameo@...ux.intel.com>, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
Linus Walleij <linus.walleij@...aro.org>,
Ulf Hansson <ulf.hansson@...aro.org>,
Paer-Olof Haakansson <par-olof.hakansson@...ricsson.com>
Subject: Re: [PATCH] mfd: db8500-prcmu: Update stored DSI PLL divider value
On Tue, 14 May 2013, Ulf Hansson wrote:
> From: Ulf Hansson <ulf.hansson@...aro.org>
>
> Previously the DSI PLL divider rate was initialised statically and
> assumed to be 1. Before the common clock framework were enabled for
> ux500, a call to clk_set_rate() would always update the HW registers
> no matter what the current setting was.
>
> This patch makes sure the actual hw settings and the sw assumed
> settings are matched.
>
> Signed-off-by: Ulf Hansson <ulf.hansson@...aro.org>
> Signed-off-by: Paer-Olof Haakansson <par-olof.hakansson@...ricsson.com>
> Cc: Lee Jones <lee.jones@...aro.org>
> ---
> drivers/mfd/db8500-prcmu.c | 2 ++
> 1 file changed, 2 insertions(+)
I understand that this is causing an issue for the Multimedia guys who
use this. As it's causing an issue and you are 'the' ST-E clock guru,
I'll tentatively apply this to my v3.10 -fixes branch.
If anyone has any arguments against it, please step forward.
--
Lee Jones
Linaro ST-Ericsson Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists