[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20130607090923.GH31367@sirena.org.uk>
Date: Fri, 7 Jun 2013 10:09:23 +0100
From: Mark Brown <broonie@...nel.org>
To: Paul Walmsley <pwalmsley@...dia.com>
Cc: Liam Girdwood <lgirdwood@...il.com>, linux-kernel@...r.kernel.org,
linux-tegra@...r.kernel.org, Andrew Chew <achew@...dia.com>,
Matthew Longnecker <mlongnecker@...dia.com>
Subject: Re: [PATCH] regulator: core: add regulator_get_linear_step()
On Fri, Jun 07, 2013 at 08:06:56AM +0000, Paul Walmsley wrote:
> Applies on v3.10-rc4. Will be used by the upcoming Tegra DFLL clocksource
> driver, which will build its own table of voltage-to-VSEL values by
> querying the regulator framework.
Can you show the code please?
Download attachment "signature.asc" of type "application/pgp-signature" (837 bytes)
Powered by blists - more mailing lists