[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20130802075122.GK24465@radagast>
Date: Fri, 2 Aug 2013 10:51:22 +0300
From: Felipe Balbi <balbi@...com>
To: Julius Werner <jwerner@...omium.org>
CC: Felipe Balbi <balbi@...com>, <linux-kernel@...r.kernel.org>,
<linux-usb@...r.kernel.org>, <linux-samsung-soc@...r.kernel.org>,
Tomasz Figa <t.figa@...sung.com>,
Vivek Gautam <gautam.vivek@...sung.com>,
<devicetree@...r.kernel.org>,
Sylwester Nawrocki <sylvester.nawrocki@...il.com>
Subject: Re: [PATCH 1/3] usb: phy-samsung-usb: Simplify PMU register handling
Hi,
On Thu, Aug 01, 2013 at 05:52:04PM -0700, Julius Werner wrote:
> This patch simplifies the way the phy-samsung-usb code finds the correct
> power management register to enable PHY clock gating. Previously, the
> code would calculate the register address from a device tree supplied
> base address and add an offset based on the PHY type.
>
> Since every PHY has its own device tree entry and needs only one
> register, we can just encode the address itself in the device tree and
> remove the diffentiation in the code. The bitmask needed to specify the
> bit within that register stays in place, allowing support for platforms
> like s3c64xx that use different bits within the same register.
>
> Signed-off-by: Julius Werner <jwerner@...omium.org>
I need an Acked-by for the dtsi part. Ideally from Exynos 5 maintainer
and at least one of the DT maintainers.
--
balbi
Download attachment "signature.asc" of type "application/pgp-signature" (837 bytes)
Powered by blists - more mailing lists